We demonstrate a scheme of fabricating fully silicided (FUSI) gate electrode with workfunction (WF) ranging form 4.05eV to 5.14eV. A thin metal film, either Ti or Pd (~2-10nm) is deposited on the gate insulator (SiO 2 & high-k) prior to depositing FUSI materials (Ni & Si). It results in a metal rich mixed phase of the thin film metal at the gate/insulator and NiSi as top gate after rapid thermal annealing. By controlling the Ti or Pd film thickness, the gate controlled WF shifts towards the conduction or valance band edge. The WF resulted is stable and free from Fermi-level pinning. In addition, coupled with the aid of laser annealing, the composition of the metal rich phase at the interface can be further altered and fine-tuned, hence resulting in a robust control of WF over the range of interest.
temperature does not change the WF, confirming that the resulted structure is thermally stable with excellent gate leakage characteristics (Fig.6) . b) Material analysis: TEM/EDX (Fig.2(b) ) shows a Ti-rich NiSi layer close to the interface. SIMS analysis (Fig.7) shows the element distribution in the gate. NiSi and Ti inter-diffusion starts to occur, with Ti concentration peaked at the gate/insulator interface. With XPS analysis shown in Fig.8 , Ti at the interface is found to remain as elemental Ti as Ti is expected to be inert with Si or SiO 2 at 400°C [4, 5] . c) WF vs. the as-deposited metal film (Ti, Pd) thicknesses: By varying Ti/Pd film thickness, the WF can be further tuned towards the conduction/valence band edge (Fig.9 ). This is attributed to the increasing Ti/Pd concentration in the interfacial metal layer, proven by SIMS in Fig.7 . The same effect is seen on high-k samples, and an absence of Fermi-level pinning effect. The smaller range of WFs obtained is probably due to the stronger surface dipole [6] . WF of values spanning the whole silicon bandgap can be obtained by this mechanism, as summarized in Fig.10. 
d) Robust fine-tuning of WF by laser thermal annealing:
We further developed a technique to provide WF fine-tuning with a 248nm KrF excimer laser. With Ti as interfacial layer (3nm), WF starts to shift towards the valence band with laser fluence greater than 0.1J/cm 2 . Higher fluence brings more WF shifting (Fig.11) . When multiple pulses are used, the first pulse shows the greatest impact, and the subsequent pulses provide the required fine-tuning with a precision of 0.02eV (Fig.12) . The thermal energy generated by laser has probably induced chemical redistribution of metal at the gate/insulator interface, where Ti concentration dropped as a consequence. Degradation in CV can be avoided if laser fluence of ≤0.3J/cm 2 is used, as shown in Fig.11 . This technique can potentially be used to fine-tune WF of p and nMOS separately by localized laser annealing with anti-reflection coating of p or nMOS. e) Proposed mechanism and model: Ti, Pd thin film deposited at the gate/insulator interface diffuses into NiSi during RTA and results in a stable metal-rich mixed phase of probably Ti or Pd and NiSi. The chemical composition close to the gate/insulator interface is critical to the gate WF. Hence, a high concentration of Ti/Pd brings WF to their elemental WF on SiO 2 (3.9&5.22eV), as seen in Fig.10 .
Conclusions
We have demonstrated a novel process and a proposed mechanism for fabricating FUSI gate electrode with wide WF tuning range (4.05-5.14eV). With localized laser annealing, WF can be fine-tuned with a precision of 0.02eV. References 
